Mechanizing Verification of Arithmetic Circuits: SRT Division ,
Proc. of FSTTCS-71, Kharagpur, India, Dec. 1997.
Deepak Kapur and Mahadavan Subramaniam

To view entire paper click here