#1. (15 points, 3 points each) Circle T for true or F for false.

* The miss rate is equal to 1 minus the miss penalty.  
  F

* An inverted page table's size is directly proportional to the size of the virtually addressable memory space, hence this technique is not applicable to 64-bit machines. 
  F

* A victim cache primarily helps with compulsory misses, not capacity or conflict. 
  F

* The Pentium 4 replaces the D-cache with a trace cache, but still has an I-cache, so is still considered to have a split L1 cache. 
  F

* When writing C code, it is helpful to write an arithmetic overflow exception handler so that arithmetic overflows will not crash your program. 
  F
#2. (20 points, 4 points each) For each of the following caches, what will be the number of sets, the number of lines per set, and the number of bits in the tag? Assume a 32-bit, physically addressed, byte-addressed, word-aligned cache (like a typical MIPS processor would have). Hint to help you with the arithmetic: a KB is $2^{10}$, a MB is $2^{20}$, so, e.g., 8MB is $2^{23}$. You can divide powers of two by subtracting their exponents, so, for example, $2^{23}/2^{9} = 2^{14}$. It's okay to write powers of two as your answer.

*8MB cache, 512-byte cache lines, 4-way set associative.

# of sets: \(2^{12}\)     # cache lines per set: \(4\)     #bits in the tag: \(11\)

*512KB cache, 256-byte cache lines, direct-mapped.

# of sets: \(2^{11}\)     # cache lines per set: \(1\)     #bits in the tag: \(13\)

*512KB cache, 512-byte cache lines, fully associative.

# of sets: \(2^{10}\)     # cache lines per set: \(2^{10}\)     #bits in the tag: \(23\)
*1MB cache, 128-byte cache lines, 2-way set associative.

# of sets: __2^12__  # cache lines per set: __2____  #bits in the tag: ___13____

*16KB cache, 64-byte cache lines, 4-way set associative.

# of sets: _2^6____  # cache lines per set: ____4____  #bits in the tag: _20_____ 

#3 (20 points, 4 points each). For each of the following paging schemes in "a + b + c ..." notation, where each subsequent number is the number of bits used to index increasing levels of page tables and the last number is the number of bits used to index within a page, write the size of each page, the number of entries in each second-level page table, the number of paging levels, and the size of the virtually addressable address space. No calculator necessary, write a power of 2 if you must. The first (the Pentium) is done for you. If an entry does not apply, write "N/A".

<table>
<thead>
<tr>
<th>Scheme</th>
<th>Page size</th>
<th># Entries in second level page table</th>
<th># Levels</th>
<th>Virtually addressable address space</th>
</tr>
</thead>
<tbody>
<tr>
<td>10+10+12</td>
<td>4 KB</td>
<td>1024</td>
<td>2</td>
<td>2^32 = 4GB</td>
</tr>
<tr>
<td>10+22</td>
<td>4 MB</td>
<td>N/A</td>
<td>1</td>
<td>4 GB</td>
</tr>
<tr>
<td>9+9+10+13</td>
<td>8 KB</td>
<td>512</td>
<td>3</td>
<td>2 TB</td>
</tr>
<tr>
<td>9+9+14</td>
<td>16 KB</td>
<td>512</td>
<td>2</td>
<td>4 GB</td>
</tr>
<tr>
<td>12+12+12+14</td>
<td>16 KB</td>
<td>4096</td>
<td>3</td>
<td>1 PB</td>
</tr>
<tr>
<td>10+10+10+24</td>
<td>16 MB</td>
<td>1024</td>
<td>4</td>
<td>16 PB</td>
</tr>
</tbody>
</table>
#4. (40 points, 5 points each) Multiple choice. Circle all answers that apply. Your answer could be all of them, none of them, or any subset. These will each be graded like five 1-point true-false questions.

*Which of the following measurement scenarios are possible:

a. A superscalar processor has IPC > 1.0.  
b. A scalar pipelined processor with forwarding support has IPC > 1.0.  
c. A scalar pipelined processor without forwarding support has IPC > 1.0.  
d. A superscalar processor has IPC < 1.0.  
e. A scalar pipeline has CPI < 1.0.

*Which of these is likely to happen if I increase associativity in a cache, but hold all else (total size, cache line size, etc.) the same:

a. The number of capacity misses will go down.  
b. The number of conflict misses will go down.  
c. The number of compulsory misses will go down  
d. The hit time will go up.  
e. The miss penalty for misses in that cache will go down.

*Which of these might happen if I increase the cache line size (or block size) in a cache, but hold all else (total size, associativity, etc.) the same:

a. The miss rate for that cache might go up.  
b. The miss rate for that cache might go down.  
c. The number of conflict misses in that cache might increase.  
d. I might be able to take advantage of more spatial locality.  
e. I might reduce the miss penalty for misses to that cache.
*Which of these is likely to happen if I increase the total size of a cache, but hold all else (associativity, cache line size, etc.) the same:

a. The number of capacity misses will go down.
b. The number of conflict misses will go down.
c. The number of compulsory misses will go down
d. The hit time will go up.
e. The miss penalty for misses in that cache will go down.

*Virtual memory can provide:

a. Memory protection for multiple processes.
b. A reduction in latency for accesses to DRAM.
c. The illusion of a larger amount of available physical memory.
d. A buffer for cache writes between the L2 cache and DRAM.
e. For each process to assume its own flat view of memory.

*Which of these structures are indexed with virtual addresses on a typical CPU with two-level paging, two levels of physically-addressed cache, a TLB, and a branch target buffer, assuming that virtual memory protections are enabled.

a. A first-level page table
b. A second-level page table
c. The L2 cache
d. The TLB
e. The branch target buffer
*Which of these schemes for handling writes in different levels of the memory hierarchy (assume a two-level cache) would be feasible for some reasonable application:

   a. Write-through from the L1 cache to the L2 cache.
   b. Write-buffer from the L2 cache to the DRAM.
   c. Write back from the L1 cache to the L2 cache.
   d. Write-back from the L2 cache to the DRAM.
   e. Write through from the DRAM to the hard drive.

*Which of the following sequences of events in different levels of the memory hierarchy (assume a two-level cache) would be possible on a typical CPU for a single memory lookup, assuming that unnecessary lookups are not done by that CPU:

   a. Hit in the TLB, hit in the page table, hit in the cache.
   b. Hit in the TLB, hit in the page table, miss in the cache.
   c. Miss in the TLB, miss in the page table, hit in the cache.
   d. Miss in the TLB, hit in the page table, miss in the cache.
   e. Miss in the TLB, hit in the page table, hit in the cache.

#5. (4 points), multiple choice, circle only the one correct answer. Suppose I have a 64-bit machine with a three-level, 12+12+12+16 virtual memory scheme. Which of the following is the correct calculation for how many bytes of memory a process that fills up its entire virtual memory space will consume just for its page tables? (Arithmetic is in C notation, so * is multiply).

   a. \(2^{12} \times 8 + 2^{12} \times 2^{12} \times 8 + 2^{12} \times 2^{12} \times 2^{12} \times 8 = \text{over 500GB!}\)
   b. \(2^{12} \times 8 + 2^{12} \times 8 + 2^{12} \times 8 + 2^{16} \times 8 = 608 \text{ KB}\)
   c. \(2^{12} \times 64 + 2^{12} \times 64 + 2^{12} \times 64 + 2^{16} \times 64 = \text{almost 5MB}\)
   d. \(2^{12+12+12+16} = 4 \text{ petabytes}\)

#6. (1 point) In The Matrix Reloaded (yes, I know it was a bad movie, but this part was good), Trinity uses a real-life network scanning tool to access a power plant's computer system. What is that tool called? nmap